	Application No.	Applicant(s)
Al di E All bilido.	10/781,707	COLE ET AL.
Notice of Allowability	Examiner	Art Unit
	Ida M. Soward	2822
The MAILING DATE of this communication appearance All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this app or other appropriate communication IGHTS. This application is subject to	olication. If not included will be mailed in due course. THIS
1. This communication is responsive to the Applicants amendment filed August 11, 2006.		
2.   The allowed claim(s) is/are 1,3-24,27-46 and 69-82.		
3. ☐ Acknowledgment is made of a claim for foreign priority un a) ☐ All b) ☐ Some* c) ☐ None of the:		
1. Certified copies of the priority documents have been received.		
2. Certified copies of the priority documents have been received in Application No		
3. Copies of the certified copies of the priority documents have been received in this national stage application from the		
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.  THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		
4. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.		
5. CORRECTED DRAWINGS ( as "replacement sheets") must be submitted.		
(a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review ( PTO-948) attached		
1) 🔲 hereto or 2) 🔲 to Paper No./Mail Date		
(b) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date		
Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).		
6. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.		
•		
Attachment(s)	C D Notice of Informal D	A CARA CARA MANA
1. Notice of References Cited (PTO-892)	5. Notice of Informal Pa	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6. ☐ Interview Summary Paper No./Mail Date	
Information Disclosure Statements (PTO/SB/08),     Paper No./Mail Date	7. 🗌 Examiner's Amendm	
Examiner's Comment Regarding Requirement for Deposit of Biological Material		ent of Reasons for Allowance
	9. Other	141/11/15
· ·		Soull. County
		PRIMARY EXAMINER

U.S. Patent and Trademark Office PTOL-37 (Rev. 08-06)

## **DETAILED ACTION**

This Office Action is in response to the Applicants amendment filed August 11, 2006.

## Allowable Subject Matter

Claims 1, 3-24, 27-46 and 69-82 are allowed.

The following is an examiner's statement of reasons for allowance: The prior art of record does not disclose, make obvious, or otherwise suggest the structure of the applicant's together with the other limitations of the independent claims, such as:

In claim 1, "a trench structure around at least a portion of the array, wherein the trench structure extends from the surface to the lower layer, and wherein the trench structure prevents at least a portion of photons or charged particles from passing through the trench structure to the array wherein said trench structure has a top width and a base layer width and the base layer width is smaller than the top width wherein the trench structure has sidewalls and contains a first material that prevents at least a portion of photons or charged particles from passing through the trench structure to the array";

in claim 13, "a trench formed in a substrate of the integrated circuit along at least a portion of a periphery of the active area, the substrate having a lower layer and an upper layer on the lower layer, wherein the trench extends from a surface of the upper

Art Unit: 2822

layer to a surface of the lower layer and the trench includes a top width and a base layer width where the base layer width is smaller than the top width; an insulating liner formed along sidewalls of the trench; and a first fill material formed over the insulating liner wherein the first fill material at least partially fills the trench and prevents at least a portion of photons and electrons from passing through the trench to the active area";

in claim 24, "a plurality of trenches formed in a substrate of the integrated circuit on at least a portion of a periphery of the active area, wherein a depth of each of the plurality of trenches extends to a surface of a base layer of said substrate and where at least one trench of the plurality of trenches includes a top width and a base layer width where the base layer width is smaller than the top width further comprising an insulating liner formed along each sidewall of the plurality of trenches wherein the insulating liner comprises a high absorption material";

in claim 38, "a trench formed in a substrate on at least a portion of a periphery of the active area of the integrated circuit, wherein the trench extends to a surface of a base layer below the substrate, and wherein the trench has sidewalls and the trench includes a top width and a base layer width where the base layer width is smaller than the top width; an insulating liner formed along the sidewalls; and a first fill material formed over the insulating liner that at least partially fills the trench and prevents at least a portion of photons or electrons from passing through the trench";

in claim 44, "at least one trench extending from the surface of the substrate into the substrate to a depth of at least about 0.5µm and with a length extending across the surface of the substrate between the source area and the active area and the at least

Art Unit: 2822

one trench includes a top width and a base layer width where the base layer width is smaller than the top width";

in claim 45, "at least one trench around at least a portion of the array, wherein the trench extends from the surface of the substrate to a depth of at least about 0.5µm into the substrate and the at least one trench includes a top width and a base layer width where the base layer width is smaller than the top width wherein the at least one trench structure has sidewalls and contains a first material that prevents a portion of photons or charged particles from passing through the trench structure to the array";

in claim 46, "an integrated circuit coupled to the processor, the integrated circuit comprising a structure for isolating an active area on the integrated circuit, the structure comprising: a trench extending from a surface of a substrate to a depth of at least about 0.5µm into the substrate and the trench includes a top width and a base layer width where the base layer width is smaller than the top width";

in claim 69, "the trench extends from the surface to the lower layer, prevents at least a portion of photons or charged particles from passing through the trench structure to the array; has sidewalls and contains a first material that prevents at least a portion of photons or charged particles from passing through the trench structure to the array; and contains a second material that partially fills the trench structure, wherein the second material prevents at least a portion of photons or charged particles from passing through the trench structure to the array";

in claim 73, "a trench formed in a substrate of the integrated circuit along at least a portion of a periphery of the active area, the substrate having a lower layer and an

Art Unit: 2822

upper layer on the lower layer, wherein the trench extends from a surface of the upper layer to a surface of the lower layer; an insulating liner formed along sidewalls of the trench; a first fill material formed over the insulating liner wherein the first fill material at least partially fills the trench and prevents at least a portion of photons and electrons from passing through the trench to the active area, and a second fill material that partially fills the trench, wherein the second material prevents at least a portion of photons from passing through the trench";

in claim 77, "a plurality of trenches formed in a substrate of the integrated circuit on at least a portion of a periphery of the active area, wherein a depth of each of the plurality of trenches extends to a surface of a base layer of said substrate and the plurality of trenches include a first fill material that at least partially fills each of the plurality of trenches and prevents at least a portion of photons or charged particles from passing through the trench wherein the first fill material is a high extinction coefficient material"; and

in claim 78, "a plurality of trenches formed in a substrate of the integrated circuit on at least a portion of a periphery of the active area, wherein a depth of each of the plurality of trenches extends to a surface of a base layer of said substrate and the plurality of trenches include: a first fill material that at least partially fills each of the plurality of trenches and prevents at least a portion of photons or charged particles from passing through the trench; and a second fill material that partially fills each of the plurality of trenches, wherein the second material prevents at least a portion of photons from passing through the trench".

Art Unit: 2822

The dependent claims being further limiting and definite are also allowable.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

The following patents are cited to further show the state of the art with respect to integrated circuit trench structures:

Chen et al. (6,118,142)

Lee et al. (5,535,231)

Nakagawa et al. (5,838,174)

Radford et al. (5,721,429)

Rogers et al. (US 6,707,075 B1)

Scales et al. (US 2004/0173865 A1)

Tani et al. (US 6,580,095 B2).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ida M. Soward whose telephone number is 571-272-1845. The examiner can normally be reached on Monday - Thursday 6:30am to 5:00pm.

Art Unit: 2822

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra V. Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

**IMS** 

October 29, 2006

PRIMARY EXAMINER